

FIG. 1




FIG 2A




FIG 2B




FIG 2C




FIG 2D




FIG. 3




FIG. 4




FIG. 5





FIG. 6



FIG. 8






FIG. 9





FIG. 10

Case 1: Reload if there is NOT a pattern match and the match OPcode is set
Partial expression to match: "ABC"




1100

1102

FIG. 11A

Case 2: Reload if there is a pattern match and the inverse OPcode is set for a pattern byte
Partial Expression to match : "C!DE"




1110

1103

FIG. 11B

1120 → Case 3: Hold if there is a match and the last OPcode is set
Full Expression to match : "FGH"



1104

FIG. 11C

Case 4: Increment if there is NOT a pattern match and the inverse OPcode is set
Partial expression to match: "I!LK"




FIG. 11D

Case 5: Increment if there is a pattern match and the match OPcode is set
Partial Expression to match : "LMN"




FIG. 11E

Case 6: Increment if there is NOT a pattern match and the wildcard OPcode is set
Partial expression to match: "O•Q"




FIG. 11F

1160 → Case 7: Hold if there is NOT a match and the multiple wildcard OPcode is set
Full Expression to match : "TUV"




FIG. 11G




FIG. 12




FIG. 13